OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [i386/] [avx-vtestps-256-1.c] - Blame information for rev 318

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 318 jeremybenn
/* { dg-do run } */
2
/* { dg-require-effective-target avx } */
3
/* { dg-options "-O2 -mavx -DNEED_IEEE754_FLOAT" } */
4
/* { dg-warning "attribute ignored" "" { target default_packed } 150 } */
5
/* { dg-message " from " "include chain" { target default_packed } 0 } */
6
 
7
#include "avx-check.h"
8
 
9
static void
10
avx_test ()
11
{
12
    int i;
13
    union256 source1, source2;
14
 
15
    float s1[8] = {0, -5463, 86456, 0, 1234, 0, 62445, 34352};
16
    float s2[8] = {0, -1223, 0,     0, 0,    1, 0,     0};
17
    int   d[1];
18
    int   e[1];
19
 
20
    source1.x = _mm256_loadu_ps(s1);
21
    source2.x = _mm256_loadu_ps(s2);
22
    d[0] = _mm256_testz_ps(source1.x, source2.x);
23
 
24
    e[0] = 1;
25
    for (i = 0; i < 8; i++) {
26
        union ieee754_float u1, u2;
27
        u1.d = s1[i];
28
        u2.d = s2[i];
29
        if (u1.bits.sign && u2.bits.sign)
30
            e[0] = 0;
31
    }
32
 
33
    if (checkVi (d, e, 1))
34
      abort ();
35
}
36
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.