OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [i386/] [avx-vzeroall-2.c] - Blame information for rev 318

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 318 jeremybenn
/* { dg-do run } */
2
/* { dg-require-effective-target avx } */
3
/* { dg-options "-O2 -mavx" } */
4
 
5
#include "avx-check.h"
6
 
7
static int s[4] = {234566, 8723467, 6576856, 19832468};
8
static int d[4] = {1,1,1,1};
9
 
10
static void
11
avx_test (void)
12
{
13
  __m128i src;
14
 
15
  src = _mm_loadu_si128 ((__m128i*) s);
16
  _mm256_zeroall ();
17
  _mm_storeu_si128 ((__m128i*) d, src);
18
 
19
  if (__builtin_memcmp (d, s, sizeof (d)))
20
    abort ();
21
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.