OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [i386/] [bt-2.c] - Blame information for rev 318

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 318 jeremybenn
/* PR target/36473 */
2
/* { dg-do compile } */
3
/* { dg-options "-O2 -mtune=core2" } */
4
 
5
extern void foo (void);
6
 
7
int test(long x, long n)
8
{
9
  if (x & ( (long)0x01 << n ))
10
    foo ();
11
 
12
  return 0;
13
}
14
 
15
/* { dg-final { scan-assembler "btl\[ \t\]" { target { ! lp64 } } } } */
16
/* { dg-final { scan-assembler "btq\[ \t\]" { target lp64 } } } */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.