OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [i386/] [bt-mask-2.c] - Blame information for rev 318

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 318 jeremybenn
/* { dg-do compile } */
2
/* { dg-options "-O2 -mtune=core2" } */
3
 
4
void foo (void);
5
 
6
int test (long x, long n)
7
{
8
  n &= 0x3f;
9
 
10
  if (x & ((long)0x01 << n))
11
    foo ();
12
 
13
  return 0;
14
}
15
 
16
/* { dg-final { scan-assembler-not "and\[lq\]\[ \t\]" } } */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.