OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [i386/] [cmpxchg16b-1.c] - Blame information for rev 318

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 318 jeremybenn
/* { dg-do compile } */
2
/* { dg-require-effective-target lp64 } */
3
/* { dg-options "-O2 -mcx16" } */
4
 
5
typedef int TItype __attribute__ ((mode (TI)));
6
 
7
TItype m_128;
8
 
9
void test(TItype x_128)
10
{
11
  m_128 = __sync_val_compare_and_swap (&m_128, x_128, m_128);
12
}
13
 
14
/* { dg-final { scan-assembler "cmpxchg16b" } } */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.