URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [i386/] [incoming-11.c] - Blame information for rev 318

Line No.	Rev	Author	Line
1	318	jeremybenn	`/* PR target/40838 */`
2			`/* { dg-do compile { target { { ! --darwin* } && ilp32 } } } */`
3			`/* { dg-options "-w -mstackrealign -fomit-frame-pointer -O3 -march=barcelona -mpreferred-stack-boundary=4" } */`
4
5			`void g();`
6
7			`int p[100];`
8			`int q[100];`
9
10			`void f()`
11			`{`
12			`int i;`
13			`for (i = 0; i < 100; i++) p[i] = 0;`
14			`g();`
15			`for (i = 0; i < 100; i++) q[i] = 0;`
16			`}`
17
18			`/* { dg-final { scan-assembler "andl\[\\t \]\\$-16,\[\\t \]%esp" } } */`