OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [i386/] [incoming-3.c] - Blame information for rev 318

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 318 jeremybenn
/* PR middle-end/37009 */
2
/* { dg-do compile { target { { ! *-*-darwin* } && ilp32 } } } */
3
/* { dg-options "-w -msse2 -mpreferred-stack-boundary=2" } */
4
/* { dg-require-effective-target sse2 } */
5
 
6
#include <emmintrin.h>
7
 
8
extern void bar (int *);
9
 
10
int
11
foo(__m128 y, int size, ...)
12
{
13
  int __attribute((aligned(16))) xxx;
14
 
15
  xxx = 2;
16
  bar (&xxx);
17
  return size;
18
}
19
 
20
/* { dg-final { scan-assembler-not "and\[l\]\[ \t\]" } } */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.