OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [i386/] [incoming-7.c] - Blame information for rev 318

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 318 jeremybenn
/* PR target/40838 */
2
/* { dg-do compile { target { { ! *-*-darwin* } && ilp32 } } } */
3
/* { dg-options "-w -mstackrealign -O2 -msse2 -mpreferred-stack-boundary=4" } */
4
/* { dg-require-effective-target sse2 } */
5
 
6
typedef int v4si __attribute__ ((vector_size (16)));
7
 
8
extern v4si y(v4si, v4si, v4si, v4si, v4si);
9
 
10
extern v4si s1, s2;
11
 
12
v4si x(void)
13
{
14
  return y(s1, s2, s1, s2, s2);
15
}
16
 
17
/* { dg-final { scan-assembler "andl\[\\t \]*\\$-16,\[\\t \]*%esp" } } */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.