OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [i386/] [lea.c] - Blame information for rev 318

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 318 jeremybenn
/* { dg-do compile } */
2
/* { dg-require-effective-target ilp32 } */
3
/* { dg-skip-if "" { i?86-*-* x86_64-*-* } { "-march=*" } { "-march=pentiumpro" } } */
4
/* { dg-options "-O2 -march=pentiumpro" } */
5
/* { dg-final { scan-assembler "leal" } } */
6
typedef struct {
7
  char **visbuf;
8
  char **allbuf;
9
} TScreen;
10
 
11
void
12
VTallocbuf(TScreen *screen, unsigned long savelines)
13
{
14
  screen->visbuf = &screen->allbuf[savelines];
15
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.