OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [i386/] [movq-2.c] - Blame information for rev 318

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 318 jeremybenn
/* PR target/25199 */
2
/* { dg-do compile } */
3
/* { dg-options "-Os -mtune=pentium4" } */
4
/* { dg-require-effective-target ilp32 } */
5
 
6
struct S
7
{
8
  void *p[30];
9
  unsigned char c[4];
10
};
11
 
12
unsigned char d;
13
 
14
void
15
foo (struct S *x)
16
{
17
  register unsigned char e __asm ("esi");
18
  e = x->c[3];
19
  __asm __volatile ("" : : "r" (e));
20
  e = x->c[0];
21
  __asm __volatile ("" : : "r" (e));
22
}
23
 
24
/* { dg-final { scan-assembler-not "movl\[ \t\]*123" } } */
25
/* { dg-final { scan-assembler "movzbl\[ \t\]*123" } } */
26
/* { dg-final { scan-assembler "mov(zb)?l\[ \t\]*120" } } */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.