OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [i386/] [movq.c] - Blame information for rev 318

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 318 jeremybenn
/* { dg-do compile }
2
/* { dg-options "-Os -march=pentium4 -mtune=prescott" } */
3
/* { dg-require-effective-target ilp32 } */
4
 
5
register char foo asm("edi");
6
char x;
7
int bar() {
8
  foo = x;
9
}
10
/* { dg-final { scan-assembler "movz" } } */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.