URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [i386/] [mul.c] - Blame information for rev 318

Details | Compare with Previous | View Log


/* { dg-do compile } */
/* This test checks for absolute memory operands.  */
/* { dg-require-effective-target nonpic } */
/* { dg-options "-O2 -march=k8" } */
/* { dg-final { scan-assembler "and\[^\\n\]*magic" } } */
 
/* Should be done as "andw $32767, magic".  */
static unsigned short magic;
void t(void)
{
        magic%=(unsigned short)0x8000U;
}

Line No.	Rev	Author	Line
1	318	jeremybenn	`/* { dg-do compile } */`
2			`/* This test checks for absolute memory operands. */`
3			`/* { dg-require-effective-target nonpic } */`
4			`/* { dg-options "-O2 -march=k8" } */`
5			`/* { dg-final { scan-assembler "and\[^\\n\]magic" } } /`
6
7			`/* Should be done as "andw $32767, magic". */`
8			`static unsigned short magic;`
9			`void t(void)`
10			`{`
11			`magic%=(unsigned short)0x8000U;`
12			`}`

Browse

Tools

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [i386/] [mul.c] - Blame information for rev 318