OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [i386/] [pic-1.c] - Blame information for rev 318

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 318 jeremybenn
/* PR target/8340 */
2
/* { dg-do compile } */
3
/* { dg-require-effective-target ilp32 } */
4
/* { dg-require-effective-target fpic } */
5
/* { dg-skip-if "No Windows PIC" { *-*-mingw* *-*-cygwin } { "*" } { "" } } */
6
/* { dg-options "-fPIC" } */
7
 
8
int foo ()
9
{
10
  static int a;
11
 
12
  __asm__ __volatile__ (  /* { dg-error "PIC register" } */
13
    "xorl %%ebx, %%ebx\n"
14
    "movl %%ebx, %0\n"
15
    : "=m" (a)
16
    :
17
    : "%ebx"
18
  );
19
 
20
  return a;
21
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.