OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [i386/] [pr13685.c] - Blame information for rev 318

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 318 jeremybenn
/* PR target/13685 */
2
/* { dg-do run } */
3
/* { dg-options "-Os -msse" } */
4
/* { dg-require-effective-target sse } */
5
 
6
#include "sse-check.h"
7
 
8
#include <xmmintrin.h>
9
 
10
void foo (__m128 *, __m64 *, int);
11
 
12
__m128 xmm0 = { 0 };
13
__m64 mm0 = { 0 };
14
 
15
static void
16
sse_test (void)
17
{
18
  foo (&xmm0, &mm0, 4);
19
}
20
 
21
void
22
foo (__m128 *dst, __m64 *src, int n)
23
{
24
  __m128 xmm0 = { 0 };
25
  while (n > 64)
26
    {
27
      puts ("");
28
      xmm0 = _mm_cvtpi32_ps (xmm0, *src);
29
      *dst = xmm0;
30
      n--;
31
    }
32
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.