OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [i386/] [pr22076.c] - Blame information for rev 318

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 318 jeremybenn
/* { dg-do compile } */
2
/* { dg-options "-O2 -fomit-frame-pointer -flax-vector-conversions -mmmx" } */
3
 
4
#include <mmintrin.h>
5
 
6
__v8qi test ()
7
{
8
  __v8qi mm0 = {1,2,3,4,5,6,7,8};
9
  __v8qi mm1 = {11,22,33,44,55,66,77,88};
10
  volatile __m64 x;
11
 
12
  x = _mm_add_pi8 (mm0, mm1);
13
 
14
  return x;
15
}
16
 
17
/* { dg-final { scan-assembler-times "movq" 3 } } */
18
/* { dg-final { scan-assembler-not "movl" { target nonpic } } } */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.