OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [i386/] [pr22362.c] - Blame information for rev 318

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 318 jeremybenn
/* PR target/22362 */
2
/* { dg-do compile } */
3
/* { dg-options "-O2" } */
4
/* { dg-require-effective-target ilp32 } */
5
 
6
register unsigned int reg0 __asm__ ("esi");
7
register unsigned int reg1 __asm__ ("edi");
8
register unsigned int reg2 __asm__ ("ebx");
9
 
10
static unsigned int
11
__attribute__((noinline))
12
foo (unsigned long *x, void *y, void *z)
13
{
14
  int i;
15
 
16
  for (i = 5; i > 0; i--)
17
    x[i] = (unsigned long) foo ((unsigned long *) x[i], y, z);
18
  return 0;
19
}
20
 
21
unsigned int
22
bar (void)
23
{
24
  return foo (0, 0, 0);
25
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.