OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [i386/] [pr23376.c] - Blame information for rev 318

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 318 jeremybenn
/* { dg-do compile } */
2
/* { dg-options "-O1 -mmmx -funroll-loops -fvariable-expansion-in-unroller" } */
3
 
4
typedef int __m64 __attribute__ ((__vector_size__ (8)));
5
typedef int __v2si __attribute__ ((__vector_size__ (8)));
6
 
7
static __inline __m64 __attribute__((__always_inline__))
8
_mm_add_pi32 (__m64 __m1, __m64 __m2)
9
{
10
  return (__m64) __builtin_ia32_paddd ((__v2si)__m1, (__v2si)__m2);
11
}
12
 
13
__m64
14
simple_block_diff_up_mmx_4 (const int width, __m64 ref1)
15
{
16
  __m64 sum;
17
  int count = width >>1;
18
  while (count--)
19
    sum = _mm_add_pi32 (sum, ref1);
20
  return sum;
21
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.