OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [i386/] [pr23575.c] - Blame information for rev 318

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 318 jeremybenn
/* { dg-do compile } */
2
/* { dg-options "-msse2 -O2" } */
3
/* { dg-require-effective-target sse2 } */
4
 
5
/* We used to ICE because of a bogous pattern.  */
6
 
7
typedef double __v2df __attribute__ ((__vector_size__ (16)));
8
typedef __v2df __m128d;
9
static __inline __m128d __attribute__((__always_inline__)) _mm_set1_pd (double __F) {
10
  return __extension__ (__m128d){__F, __F};
11
}
12
static __inline __m128d __attribute__((__always_inline__)) _mm_move_sd (__m128d __A, __m128d __B) {
13
  return (__m128d) __builtin_ia32_movsd ((__v2df)__A, (__v2df)__B);
14
}
15
void g(__m128d b);
16
__m128d cross(__m128d tmp9)
17
{
18
  __m128d t1 = _mm_set1_pd(1.0);
19
  __m128d tmp10 = _mm_move_sd(t1, tmp9);
20
  return tmp10;
21
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.