OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [i386/] [pr27696.c] - Blame information for rev 327

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 318 jeremybenn
/* PR target/27696
2
   The testcase below uses to trigger an ICE.  */
3
 
4
/* { dg-do compile } */
5
/* { dg-options "-msse3" } */
6
 
7
void
8
foo (void const * P, unsigned int E, unsigned int H)
9
{
10
  __builtin_ia32_monitor (P, E, H);
11
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.