URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [i386/] [pr32280-1.c] - Blame information for rev 318

Details | Compare with Previous | View Log


/* { dg-do compile } */
/* { dg-require-effective-target lp64 } */
/* { dg-options "-O2" } */
 
__uint128_t
t1 (__uint128_t a)
{
  return a << 8;
}
 
__uint128_t
t2 (__uint128_t a)
{
  return a >> 8;
}
 
/* { dg-final { scan-assembler-not "pslldq" } } */
/* { dg-final { scan-assembler-not "psrldq" } } */

Line No.	Rev	Author	Line
1	318	jeremybenn	`/* { dg-do compile } */`
2			`/* { dg-require-effective-target lp64 } */`
3			`/* { dg-options "-O2" } */`
4
5			`__uint128_t`
6			`t1 (__uint128_t a)`
7			`{`
8			`return a << 8;`
9			`}`
10
11			`__uint128_t`
12			`t2 (__uint128_t a)`
13			`{`
14			`return a >> 8;`
15			`}`
16
17			`/* { dg-final { scan-assembler-not "pslldq" } } */`
18			`/* { dg-final { scan-assembler-not "psrldq" } } */`

Browse

Tools

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [i386/] [pr32280-1.c] - Blame information for rev 318