OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [i386/] [pr32280.c] - Blame information for rev 318

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 318 jeremybenn
/* { dg-do compile } */
2
/* { dg-options "-O2 -msse2" } */
3
/* { dg-require-effective-target sse2 } */
4
 
5
typedef long long __m128i __attribute__ ((__vector_size__ (16)));
6
 
7
__m128i foo1(__m128i __a)
8
{
9
 return (__m128i)__builtin_ia32_pslldqi128 (__a, 8);
10
}
11
 
12
__m128i foo2(__m128i __a)
13
{
14
 return (__m128i)__builtin_ia32_psrldqi128 (__a, 8);
15
}
16
 
17
/* { dg-final { scan-assembler "psrldq" } } */
18
/* { dg-final { scan-assembler "pslldq" } } */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.