OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [i386/] [pr32661.c] - Blame information for rev 318

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 318 jeremybenn
/* { dg-do compile } */
2
/* { dg-options "-O2 -msse2" } */
3
/* { dg-require-effective-target sse2 } */
4
 
5
typedef int __v4si __attribute__ ((__vector_size__ (16)));
6
typedef float __v4sf __attribute__ ((__vector_size__ (16)));
7
 
8
int fooSI_1(__v4si *val)
9
{
10
  return __builtin_ia32_vec_ext_v4si(*val, 1);
11
}
12
/* { dg-final { scan-assembler-not "pshufd" } } */
13
 
14
int fooSI_2(__v4si *val)
15
{
16
  return __builtin_ia32_vec_ext_v4si(*val, 2);
17
}
18
/* { dg-final { scan-assembler-not "punpckhdq" } } */
19
 
20
float fooSF_2(__v4sf *val)
21
{
22
  return __builtin_ia32_vec_ext_v4sf(*val, 2);
23
}
24
/* { dg-final { scan-assembler-not "unpckhps" } } */
25
 
26
float fooSF_3(__v4sf *val)
27
{
28
  return __builtin_ia32_vec_ext_v4sf(*val, 3);
29
}
30
/* { dg-final { scan-assembler-not "shufps" } } */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.