OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [i386/] [pr37184.c] - Blame information for rev 318

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 318 jeremybenn
/* { dg-do compile } */
2
/* { dg-require-effective-target ilp32 } */
3
/* { dg-options "-O1" } */
4
 
5
static inline unsigned int
6
rshift_u_s (unsigned int left, int right)
7
{
8
  return left >> right;
9
}
10
 
11
unsigned int g_15;
12
 
13
int func_29 (int p_30)
14
{
15
  unsigned int l_31;
16
  unsigned long long int l_35 = 0x7736EAE11771B705LL;
17
  unsigned int l_36 = 0xEDB553A8L;
18
 
19
  l_31 = g_15;
20
  if ((l_31 <
21
       (rshift_u_s ((g_15 - (g_15 >= l_35)), (l_36 <= 1)))) + mod_rhs (1))
22
    return 1;
23
}
24
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.