OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [i386/] [pr38824.c] - Blame information for rev 318

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 318 jeremybenn
/* { dg-do compile } */
2
/* { dg-options "-O2 -msse" } */
3
/* { dg-require-effective-target sse } */
4
 
5
typedef float v4sf __attribute__ ((__vector_size__ (16)));
6
 
7
void bench_1(float * out, float * in, float f, unsigned int n)
8
{
9
    n /= 4;
10
    v4sf scalar = { f, f, f, f };
11
    do
12
    {
13
        v4sf arg = *(v4sf *)in;
14
        v4sf result = arg + scalar;
15
        *(v4sf *) out = result;
16
        in += 4;
17
        out += 4;
18
    }
19
    while (--n);
20
}
21
 
22
/* { dg-final { scan-assembler-not "addps\[^\\n\]*%\[er\]" } } */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.