OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [i386/] [pr39315-1.c] - Blame information for rev 318

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 318 jeremybenn
/* PR middle-end/39315  */
2
/* { dg-do compile } */
3
/* { dg-options "-O -msse2 -mtune=generic" } */
4
/* { dg-require-effective-target sse2 } */
5
/* { dg-final { scan-assembler-not "movups" } } */
6
/* { dg-final { scan-assembler-not "movlps" } } */
7
/* { dg-final { scan-assembler-not "movhps" } } */
8
/* { dg-final { scan-assembler "movaps" } } */
9
 
10
typedef float __m128 __attribute__ ((__vector_size__ (16)));
11
 
12
extern void bar (__m128 *);
13
 
14
void
15
foo (__m128 *x)
16
{
17
  __m128 b = *x;
18
  bar (&b);
19
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.