OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [i386/] [pr40906-3.c] - Blame information for rev 318

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 318 jeremybenn
/* { dg-do run { target *-*-linux* } } */
2
/* { dg-require-effective-target ilp32 } */
3
/* { dg-require-effective-target sse2 } */
4
/* { dg-options "-O2 -fomit-frame-pointer -msse2 -mpush-args -mno-accumulate-outgoing-args" } */
5
 
6
#include "sse2-check.h"
7
 
8
void __attribute__((noinline))
9
f (__float128 a)
10
{
11
  if (a != 1.23Q)
12
    abort ();
13
}
14
 
15
int __attribute__((noinline))
16
g (__float128 b)
17
{
18
  f (b);
19
  return 0;
20
}
21
 
22
static void
23
sse2_test (void)
24
{
25
  g (1.23Q);
26
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.