OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [i386/] [pr40957.c] - Blame information for rev 318

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 318 jeremybenn
/* { dg-do compile } */
2
/* { dg-require-effective-target avx } */
3
/* { dg-options "-O2 -mavx" } */
4
 
5
typedef int __v8si __attribute__((__vector_size__(32)));
6
typedef long long __m256i __attribute__((__vector_size__(32), __may_alias__));
7
 
8
static __m256i
9
_mm256_set1_epi32 (int __A)
10
{
11
  return __extension__ (__m256i)(__v8si){ __A, __A, __A, __A,
12
                                          __A, __A, __A, __A };
13
}
14
__m256i
15
foo ()
16
{
17
  return _mm256_set1_epi32 (-1);
18
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.