OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [i386/] [pr41900.c] - Blame information for rev 318

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 318 jeremybenn
/* { dg-do compile } */
2
/* { dg-require-effective-target ilp32 } */
3
/* { dg-options "-O2 -fomit-frame-pointer -mpreferred-stack-boundary=2" } */
4
 
5
int main ()
6
{
7
  volatile unsigned code = 0xc3;
8
 
9
  ((void (*)(void)) &code) ();
10
  return 0;
11
}
12
 
13
/* { dg-final { scan-assembler-not "call\[ \\t\]+\\*%esp" } } */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.