OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [i386/] [pr43508.c] - Blame information for rev 318

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 318 jeremybenn
/* { dg-do compile } */
2
/* { dg-options "-g -O -msse3" } */
3
 
4
typedef float v4sf __attribute__ ((__vector_size__ (16)));
5
typedef int v4si __attribute__ ((__vector_size__ (16)));
6
 
7
v4sf bar(int);
8
 
9
v4sf foo(v4si vi)
10
{
11
  int x = __builtin_ia32_vec_ext_v4si (vi, 0);
12
  return bar(x);
13
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.