OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [i386/] [push-1.c] - Blame information for rev 318

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 318 jeremybenn
/* { dg-do compile { target { { i?86-*-* x86_64-*-* } && ilp32 } } } */
2
/* { dg-options "-w -msse2 -Os" } */
3
/* { dg-require-effective-target sse2 } */
4
 
5
typedef float __m128 __attribute__ ((__vector_size__ (16), __may_alias__));
6
 
7
extern void foo (__m128 x, __m128 y ,__m128 z ,__m128 a, int size);
8
 
9
void
10
bar (void)
11
{
12
  __m128 x = { 1.0 };
13
  foo (x, x, x, x, 5);
14
}
15
 
16
/* { dg-final { scan-assembler-not "movups" { xfail { ! *-*-darwin* } } } } */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.