OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [i386/] [recip-vec-divf.c] - Blame information for rev 318

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 318 jeremybenn
/* { dg-do compile } */
2
/* { dg-options "-O2 -ffast-math -ftree-vectorize -msse -mfpmath=sse -mrecip" } */
3
/* { dg-require-effective-target sse } */
4
 
5
float a[16];
6
float b[16];
7
float r[16];
8
 
9
void t1(void)
10
{
11
 int i;
12
 
13
 for (i = 0; i < 16; i++)
14
   r[i] = a[i] / b[i];
15
}
16
 
17
/* { dg-final { scan-assembler "rcpps" } } */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.