OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [i386/] [sse-20.c] - Blame information for rev 318

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 318 jeremybenn
/* PR target/13685 */
2
/* { dg-options "-Os -msse" } */
3
/* { dg-require-effective-target sse } */
4
 
5
typedef float __m128 __attribute__ ((vector_size (16)));
6
typedef int __m64 __attribute__ ((vector_size (8)));
7
 
8
int puts (const char *s);
9
void foo (__m128 *, __m64 *, int);
10
 
11
int main (void)
12
{
13
  foo (0, 0, 0);
14
  return 0;
15
}
16
 
17
void foo (__m128 *dst, __m64 *src, int n)
18
{
19
  __m128 xmm0 = { 0 };
20
  while (n > 64)
21
    {
22
      puts ("");
23
      xmm0 = __builtin_ia32_cvtpi2ps (xmm0, *src);
24
      *dst = xmm0;
25
      n --;
26
    }
27
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.