OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [i386/] [sse-movhps-1.c] - Blame information for rev 328

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 318 jeremybenn
/* { dg-do run } */
2
/* { dg-options "-O2 -msse" } */
3
/* { dg-require-effective-target sse } */
4
 
5
#ifndef CHECK_H
6
#define CHECK_H "sse-check.h"
7
#endif
8
 
9
#ifndef TEST
10
#define TEST sse_test
11
#endif
12
 
13
#include CHECK_H
14
 
15
#include <xmmintrin.h>
16
 
17
static __m128
18
__attribute__((noinline, unused))
19
test (__m128 a, __m64 *p)
20
{
21
  return _mm_loadh_pi (a, p);
22
}
23
 
24
static void
25
TEST (void)
26
{
27
  union128 u, s1;
28
  float d[2] = {24.43, 68.346};
29
  float e[4] = {1.17, 2.16, 3.15, 4.14};
30
 
31
  s1.x = _mm_set_ps (5.13, 6.12, 7.11, 8.9);
32
  u.x = _mm_loadu_ps (e);
33
 
34
  u.x = test (s1.x, (__m64 *)d);
35
 
36
  e[0] = s1.a[0];
37
  e[1] = s1.a[1];
38
  e[2] = d[0];
39
  e[3] = d[1];
40
 
41
  if (check_union128 (u, e))
42
    abort ();
43
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.