OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [i386/] [sse2-movq-2.c] - Blame information for rev 318

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 318 jeremybenn
/* { dg-do run } */
2
/* { dg-require-effective-target lp64 } */
3
/* { dg-require-effective-target sse2 } */
4
/* { dg-options "-O2 -msse2" } */
5
 
6
#ifndef CHECK_H
7
#define CHECK_H "sse2-check.h"
8
#endif
9
 
10
#ifndef TEST
11
#define TEST sse2_test
12
#endif
13
 
14
#include CHECK_H
15
 
16
#include <emmintrin.h>
17
 
18
static __m128i
19
__attribute__((noinline, unused))
20
test (long long b)
21
{
22
  return _mm_cvtsi64_si128 (b);
23
}
24
 
25
static void
26
TEST (void)
27
{
28
  union128i_q u;
29
  long long b = 4294967295133LL;
30
  long long e[2] = {0};
31
 
32
  u.x = test (b);
33
 
34
  e[0] = b;
35
 
36
  if (check_union128i_q (u, e))
37
    abort ();
38
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.