OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [i386/] [sse2-pslldq-1.c] - Blame information for rev 329

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 318 jeremybenn
/* { dg-do run } */
2
/* { dg-options "-O2 -msse2" } */
3
/* { dg-require-effective-target sse2 } */
4
 
5
#ifndef CHECK_H
6
#define CHECK_H "sse2-check.h"
7
#endif
8
 
9
#ifndef TEST
10
#define TEST sse2_test
11
#endif
12
 
13
#define N 0x5
14
 
15
#include CHECK_H
16
 
17
#include <emmintrin.h>
18
 
19
static __m128i
20
__attribute__((noinline, unused))
21
test (__m128i s1)
22
{
23
  return _mm_slli_si128 (s1, N);
24
}
25
 
26
static void
27
TEST (void)
28
{
29
  union128i_b u, s;
30
  char src[16] = {1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16};
31
  char e[16] = {0};
32
  int i;
33
 
34
  s.x = _mm_loadu_si128 ((__m128i *)src);
35
 
36
  u.x = test (s.x);
37
 
38
  for (i = 0; i < 16-N; i++)
39
    e[i+N] = src[i];
40
 
41
  if (check_union128i_b (u, e))
42
    abort ();
43
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.