OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [i386/] [sse2-psrlw-2.c] - Blame information for rev 318

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 318 jeremybenn
/* { dg-do run } */
2
/* { dg-options "-O2 -msse2" } */
3
/* { dg-require-effective-target sse2 } */
4
 
5
#ifndef CHECK_H
6
#define CHECK_H "sse2-check.h"
7
#endif
8
 
9
#ifndef TEST
10
#define TEST sse2_test
11
#endif
12
 
13
#include CHECK_H
14
 
15
#include <emmintrin.h>
16
 
17
static __m128i
18
__attribute__((noinline, unused))
19
test (__m128i s1, __m128i c)
20
{
21
  return _mm_srl_epi16 (s1, c);
22
}
23
 
24
static void
25
TEST (void)
26
{
27
  union128i_w u, s;
28
  union128i_q c;
29
  short e[8] = {0};
30
  unsigned short tmp;
31
  int i;
32
 
33
  s.x = _mm_set_epi16 (1, -2, 3, 4, 5, 6, -0x7000, 0x9000);
34
  c.x = _mm_set_epi64x (12, 13);
35
 
36
  u.x = test (s.x, c.x);
37
 
38
  if (c.a[0] < 16)
39
    for (i = 0; i < 8; i++)
40
      {
41
        tmp = s.a[i];
42
        e[i] = tmp >> c.a[0];
43
      }
44
 
45
  if (check_union128i_w (u, e))
46
    abort ();
47
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.