OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [i386/] [sse4_1-check.h] - Blame information for rev 318

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 318 jeremybenn
#include <stdlib.h>
2
 
3
#include "cpuid.h"
4
#include "m128-check.h"
5
 
6
static void sse4_1_test (void);
7
 
8
#define MASK 0x2
9
 
10
static void
11
__attribute__ ((noinline))
12
do_test (void)
13
{
14
  sse4_1_test ();
15
}
16
 
17
int
18
main ()
19
{
20
  unsigned int eax, ebx, ecx, edx;
21
 
22
  if (!__get_cpuid (1, &eax, &ebx, &ecx, &edx))
23
    return 0;
24
 
25
  /* Run SSE4.1 test only if host has SSE4.1 support.  */
26
  if (ecx & bit_SSE4_1)
27
    do_test ();
28
 
29
  return 0;
30
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.