OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [i386/] [sse4_1-pminsb.c] - Blame information for rev 318

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 318 jeremybenn
/* { dg-do run } */
2
/* { dg-require-effective-target sse4 } */
3
/* { dg-options "-O2 -msse4.1" } */
4
 
5
#ifndef CHECK_H
6
#define CHECK_H "sse4_1-check.h"
7
#endif
8
 
9
#ifndef TEST
10
#define TEST sse4_1_test
11
#endif
12
 
13
#include CHECK_H
14
 
15
#include <smmintrin.h>
16
 
17
#define NUM 1024
18
 
19
static void
20
TEST (void)
21
{
22
  union
23
    {
24
      __m128i x[NUM / 16];
25
      char i[NUM];
26
    } dst, src1, src2;
27
  int i, sign = 1;
28
  char min;
29
 
30
  for (i = 0; i < NUM; i++)
31
    {
32
      src1.i[i] = i * i * sign;
33
      src2.i[i] = (i + 20) * sign;
34
      sign = -sign;
35
    }
36
 
37
  for (i = 0; i < NUM; i += 16)
38
    dst.x[i / 16] = _mm_min_epi8 (src1.x[i / 16], src2.x[i / 16]);
39
 
40
  for (i = 0; i < NUM; i++)
41
    {
42
      min = src1.i[i] >= src2.i[i] ? src2.i[i] : src1.i[i];
43
      if (min != dst.i[i])
44
        abort ();
45
    }
46
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.