OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [i386/] [sse4_1-roundsd-1.c] - Blame information for rev 318

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 318 jeremybenn
/* { dg-do run } */
2
/* { dg-require-effective-target sse4 } */
3
/* { dg-options "-O2 -msse4.1" } */
4
/* { dg-skip-if "no M_PI" { vxworks_kernel } } */
5
 
6
#include "sse4_1-check.h"
7
 
8
#define VEC_T __m128d
9
#define FP_T double
10
#define ASM_SUFFIX "l"
11
 
12
#define ROUND_INTRIN(x, mode) _mm_ceil_sd(x, x)
13
#define ROUND_MODE _MM_FROUND_CEIL
14
#define CHECK_ROUND_MODE 0x02
15
 
16
#define LOOP_INCREMENT 2
17
#define CHECK_LOOP_INCREMENT 2
18
 
19
#include "sse4_1-round.h"

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.