OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [i386/] [sseregparm-1.c] - Blame information for rev 318

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 318 jeremybenn
/* { dg-do compile } */
2
/* { dg-options "-O2 -msse" } */
3
/* { dg-require-effective-target ilp32 } */
4
/* { dg-require-effective-target sse } */
5
 
6
float essef(float) __attribute__((sseregparm));
7
double essed(double) __attribute__((sseregparm));
8
float __attribute__((sseregparm, noinline)) ssef(float f) { return f; }
9
double __attribute__((sseregparm, noinline)) ssed(double d) { return d; }
10
extern double d;
11
extern float f;
12
void test(void)
13
{
14
  f = essef(f);
15
  d = essed(d);
16
  f = ssef(f);
17
  d = ssed(d);
18
}
19
 
20
/* { dg-final { scan-assembler-not "fldl" } } */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.