OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [i386/] [ssetype-5.c] - Blame information for rev 318

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 318 jeremybenn
/* { dg-do compile } */
2
/* This test checks for absolute memory operands.  */
3
/* { dg-require-effective-target nonpic } */
4
/* { dg-require-effective-target sse2 } */
5
/* { dg-options "-O2 -msse2 -march=k8" } */
6
/* { dg-final { scan-assembler "pand\[^\\n\]*magic" } } */
7
/* { dg-final { scan-assembler "pandn\[^\\n\]*magic" } } */
8
/* { dg-final { scan-assembler "pxor\[^\\n\]*magic" } } */
9
/* { dg-final { scan-assembler "por\[^\\n\]*magic" } } */
10
/* { dg-final { scan-assembler "movdqa" } } */
11
/* { dg-final { scan-assembler-not "movaps\[^\\n\]*magic" } } */
12
 
13
/* Verify that we generate proper instruction with memory operand.  */
14
 
15
#include <xmmintrin.h>
16
static __m128i magic_a, magic_b;
17
__m128i
18
t1(void)
19
{
20
return _mm_and_si128 (magic_a,magic_b);
21
}
22
__m128i
23
t2(void)
24
{
25
return _mm_andnot_si128 (magic_a,magic_b);
26
}
27
__m128i
28
t3(void)
29
{
30
return _mm_or_si128 (magic_a,magic_b);
31
}
32
__m128i
33
t4(void)
34
{
35
return _mm_xor_si128 (magic_a,magic_b);
36
}
37
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.