OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [i386/] [stackalign/] [longlong-2.c] - Blame information for rev 318

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 318 jeremybenn
/* { dg-do compile  { target { ! *-*-darwin* } } } */
2
/* { dg-require-effective-target ilp32 } */
3
/* { dg-options "-O2 -mpreferred-stack-boundary=2" } */
4
/* { dg-final { scan-assembler-times "and\[lq\]?\[^\\n\]*-8,\[^\\n\]*sp" 2 } } */
5
/* { dg-final { scan-assembler-times "and\[lq\]?\[^\\n\]*-16,\[^\\n\]*sp" 2 } } */
6
 
7
void fn (void *);
8
 
9
void f2 (void)
10
{
11
  unsigned long long a __attribute__((aligned (8)));
12
  fn (&a);
13
}
14
 
15
void f3 (void)
16
{
17
  typedef unsigned long long L __attribute__((aligned (8)));
18
  L a;
19
  fn (&a);
20
}
21
 
22
void f4 (void)
23
{
24
  unsigned long long a __attribute__((aligned (16)));
25
  fn (&a);
26
}
27
 
28
void f5 (void)
29
{
30
  typedef unsigned long long L __attribute__((aligned (16)));
31
  L a;
32
  fn (&a);
33
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.