OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [i386/] [vararg-3.c] - Blame information for rev 318

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 318 jeremybenn
/* { dg-do run } */
2
/* { dg-options "-O2 -msse2" } */
3
/* { dg-require-effective-target sse2 } */
4
 
5
#include <stdarg.h>
6
#include <assert.h>
7
 
8
#include "sse2-check.h"
9
 
10
__m128 n1 = { -283.3, -23.3, 213.4, 1119.03 };
11
__m128d n2 = { -93.83, 893.318 };
12
__m128i n3 = { 893, -3180 } ;
13
int n4 = 324;
14
double n5 = 103.3;
15
__m128i n6 = { -123, 2 };
16
__m128d n7 = { -91.387, -8193.518 };
17
__m128 n8 = { -123.3, 2.3, 3.4, -10.03 };
18
__m128i n9 = { 1233, -100 };
19
int n10 = 407;
20
double n11 = 304.9;
21
__m128i n12 = { 233, -110 };
22
__m128i n13 = { -393, -180 };
23
__m128d n14 = { 73.0, 63.18 };
24
__m128 n15 = { -183.3, 22.3, 13.4, -19.03 };
25
 
26
__m128 e1;
27
__m128d e2;
28
__m128i e3;
29
int e4;
30
double e5;
31
__m128i e6;
32
__m128d e7;
33
__m128 e8;
34
__m128i e9;
35
int e10;
36
double e11;
37
__m128i e12;
38
__m128i e13;
39
__m128d e14;
40
__m128 e15;
41
 
42
static void
43
__attribute__((noinline))
44
test (__m128 a1, __m128d a2, __m128i a3, ...)
45
{
46
  va_list va_arglist;
47
 
48
  e1 = a1;
49
  e2 = a2;
50
  e3 = a3;
51
  va_start (va_arglist, a3);
52
  e4 = va_arg (va_arglist, int);
53
  e5 = va_arg (va_arglist, double);
54
  e6 = va_arg (va_arglist, __m128i);
55
  e7 = va_arg (va_arglist, __m128d);
56
  e8 = va_arg (va_arglist, __m128);
57
  e9 = va_arg (va_arglist, __m128i);
58
  e10 = va_arg (va_arglist, int);
59
  e11 = va_arg (va_arglist, double);
60
  e12 = va_arg (va_arglist, __m128i);
61
  e13 = va_arg (va_arglist, __m128i);
62
  e14 = va_arg (va_arglist, __m128d);
63
  e15 = va_arg (va_arglist, __m128);
64
  va_end (va_arglist);
65
}
66
 
67
static void
68
sse2_test (void)
69
{
70
  test (n1, n2, n3, n4, n5, n6, n7, n8, n9, n10, n11, n12, n13, n14, n15);
71
  assert (__builtin_memcmp (&e1, &n1, sizeof (e1)) == 0);
72
  assert (__builtin_memcmp (&e2, &n2, sizeof (e2)) == 0);
73
  assert (__builtin_memcmp (&e3, &n3, sizeof (e3)) == 0);
74
  assert (n4 == e4);
75
  assert (n5 == e5);
76
  assert (__builtin_memcmp (&e6, &n6, sizeof (e6)) == 0);
77
  assert (__builtin_memcmp (&e7, &n7, sizeof (e7)) == 0);
78
  assert (__builtin_memcmp (&e8, &n8, sizeof (e8)) == 0);
79
  assert (__builtin_memcmp (&e9, &n9, sizeof (e9)) == 0);
80
  assert (n10 == e10);
81
  assert (n11 == e11);
82
  assert (__builtin_memcmp (&e12, &n12, sizeof (e12)) == 0);
83
  assert (__builtin_memcmp (&e13, &n13, sizeof (e13)) == 0);
84
  assert (__builtin_memcmp (&e14, &n14, sizeof (e14)) == 0);
85
  assert (__builtin_memcmp (&e15, &n15, sizeof (e15)) == 0);
86
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.