OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [i386/] [vecinit-3.c] - Blame information for rev 318

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 318 jeremybenn
/* { dg-do compile } */
2
/* { dg-options "-O2 -msse2" } */
3
/* { dg-require-effective-target sse2 } */
4
#define vector __attribute__((vector_size(16)))
5
 
6
char a;
7
vector char f(void) { return (vector char){ a, a, a, a, a, a, a, a,
8
                                            a, a, a, a, a, a, a, a }; }
9
/* { dg-final { scan-assembler-not "sall" } } */
10
/* { dg-final { scan-assembler-not "%mm" } } */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.