URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [i386/] [vecinit-4.c] - Blame information for rev 318

Details | Compare with Previous | View Log


/* { dg-do compile } */
/* { dg-options "-O2 -msse2" } */
/* { dg-require-effective-target sse2 } */
#define vector __attribute__((vector_size(16)))
 
short a;
vector short f(void) { return (vector short){ a, a, a, a, a, a, a, a }; }
/* { dg-final { scan-assembler-not "sall" } } */
/* { dg-final { scan-assembler-not "%mm" } } */

Line No.	Rev	Author	Line
1	318	jeremybenn	`/* { dg-do compile } */`
2			`/* { dg-options "-O2 -msse2" } */`
3			`/* { dg-require-effective-target sse2 } */`
4			`#define vector __attribute__((vector_size(16)))`
5
6			`short a;`
7			`vector short f(void) { return (vector short){ a, a, a, a, a, a, a, a }; }`
8			`/* { dg-final { scan-assembler-not "sall" } } */`
9			`/* { dg-final { scan-assembler-not "%mm" } } */`

Browse

Tools

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [i386/] [vecinit-4.c] - Blame information for rev 318