OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [i386/] [vecinit-6.c] - Blame information for rev 318

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 318 jeremybenn
/* { dg-do compile } */
2
/* { dg-options "-O2 -msse2" } */
3
/* { dg-require-effective-target sse2 } */
4
#define vector __attribute__((vector_size(16)))
5
 
6
int a, b;
7
vector int f1(void) { return (vector int){ 0, 0, a, a}; }
8
vector int f2(void) { return (vector int){ a, a, 0, 0}; }
9
vector int f3(void) { return (vector int){ 0, a, 0, a}; }
10
vector int f4(void) { return (vector int){ a, 0, a, 0}; }
11
 
12
vector int f5(void) { return (vector int){ 1, 1, a, a}; }
13
vector int f6(void) { return (vector int){ a, a, 1, 1}; }
14
vector int f7(void) { return (vector int){ 1, a, 1, a}; }
15
vector int f8(void) { return (vector int){ a, 1, a, 1}; }
16
 
17
vector int fa(void) { return (vector int){ 1, 1, 0, 0}; }
18
vector int fb(void) { return (vector int){ 1, 0, 1, 0}; }
19
vector int fc(void) { return (vector int){ 0, 1, 0, 1}; }
20
 
21
vector int fA(void) { return (vector int){ a, a, b, b}; }
22
vector int fB(void) { return (vector int){ a, b, a, b}; }
23
vector int fC(void) { return (vector int){ a, a, a, a}; }
24
 
25
/* { dg-final { scan-assembler-not "%mm" } } */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.