OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [i386/] [volatile-1.c] - Blame information for rev 318

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 318 jeremybenn
/* PR optimization/11381 */
2
/* Originator: <tobias@ringstrom.mine.nu> */
3
/* { dg-do compile } */
4
/* { dg-options "-O" } */
5
 
6
/* Verify that the comparison is not optimized away. */
7
 
8
void foo(volatile unsigned int *vaddr)
9
{
10
  while (*vaddr != *vaddr)
11
    ;
12
}
13
 
14
/* { dg-final { scan-assembler "cmp" } } */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.