URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [ia64/] [20010423-1.c] - Blame information for rev 324

Go to most recent revision | Details | Compare with Previous | View Log


/* { dg-do compile } */
/* { dg-options "-O2" } */
 
int __sync_fetch_and_add_si (int *, int);
 
inline unsigned int
bar (volatile unsigned int *mem, unsigned int val)
{
  return __sync_fetch_and_add_si((int *)mem, (int)val);
}
 
volatile unsigned int x;
 
void foo (unsigned short *a)
{
  *a = bar (&x, 1) + 1;
}

Line No.	Rev	Author	Line
1	319	jeremybenn	`/* { dg-do compile } */`
2			`/* { dg-options "-O2" } */`
3
4			`int __sync_fetch_and_add_si (int *, int);`
5
6			`inline unsigned int`
7			`bar (volatile unsigned int *mem, unsigned int val)`
8			`{`
9			`return __sync_fetch_and_add_si((int *)mem, (int)val);`
10			`}`
11
12			`volatile unsigned int x;`
13
14			`void foo (unsigned short *a)`
15			`{`
16			`*a = bar (&x, 1) + 1;`
17			`}`

Browse

Tools

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [ia64/] [20010423-1.c] - Blame information for rev 324