URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [m68k/] [tls-ie.c] - Blame information for rev 320

Details | Compare with Previous | View Log


/* { dg-do compile } */
/* { dg-skip-if "" { ! *-linux-* } { "*" } { "" } } */
/* { dg-options "-O2" } */
/* { dg-final { scan-assembler "jsr __m68k_read_tp" } } */
/* { dg-final { scan-assembler "foo@TLSIE\\(\%a5\\)" } } */
 
extern int __thread foo;
 
int *
bar (void)
{
  return &foo;
}

Line No.	Rev	Author	Line
1	320	jeremybenn	`/* { dg-do compile } */`
2			`/* { dg-skip-if "" { ! -linux- } { "" } { "" } } /`
3			`/* { dg-options "-O2" } */`
4			`/* { dg-final { scan-assembler "jsr __m68k_read_tp" } } */`
5			`/* { dg-final { scan-assembler "foo@TLSIE\\(\%a5\\)" } } */`
6
7			`extern int __thread foo;`
8
9			`int *`
10			`bar (void)`
11			`{`
12			`return &foo;`
13			`}`

Browse

Tools

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [m68k/] [tls-ie.c] - Blame information for rev 320