OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [m68k/] [tls-ld-xtls.c] - Blame information for rev 320

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 320 jeremybenn
/* { dg-do compile } */
2
/* { dg-skip-if "" { ! *-linux-* } { "*" } { "" } } */
3
/* { dg-options "-O2 -fpic -mxtls" } */
4
/* { dg-final { scan-assembler "foo@TLSLDM\\(\%a5\\)" } } */
5
/* { dg-final { scan-assembler "bsr.l __tls_get_addr@PLTPC" } } */
6
/* { dg-final { scan-assembler "#foo@TLSLDO,\%\[ad\]\[0-7\]" } } */
7
 
8
static int __thread foo;
9
 
10
int *
11
bar (void)
12
{
13
  return &foo;
14
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.